

Triangles Are Precious -Let's Treat Them With Care

Dominik Baumeister Developer Technology Engineer Advanced Micro Devices, Inc.

1 | Nordic Game 2019 – Triangles Are Precious

This talk aims to provide an in-depth look at the **journey a triangle takes on a modern graphics card** before it can be displayed as shiny pixels on the screen.

Preface

- Everything here was produced by the brilliant engineers of AMD.
- I will use lots of pictures.
- I won't use any math.
- I will show some code.
- I will barely scratch the surface.

The Whole Journey at a Glance



Creation Process – 3D Modelling



5 | Nordic Game 2019 – Triangles Are Precious

https://www.blender.org/



Creation Process – Vertex





Vertex

•••

Position Normal Vector Texture Coordinates

6 | Nordic Game 2019 – Triangles Are Precious

Creation Process - Export





Creation Process - Import



Rendering – In Your Game Engine





Rendering – Mesh Creation

- Similar procedure on all APIs.
- Create buffer for vertices.
- Create buffer for indices.

This is an optimization! Remember the connectivity information attached to our mesh.





Rendering – Mesh Creation

 At some point: Ask Hardware Abstraction Layer to send these buffers to the GPU. Eventually triggers physical copies from local memory to video memory!



Rendering – In Your Game Engine





Rendering – Visibility Testing









14 | Nordic Game 2019 – Triangles Are Precious





Concept of Command Buffers

Prepare a bunch of commands that tell the GPU what to do.

vkCmdBindPipeline

vkCmdBindVertexBuffers

vkCmdBindIndexBuffer

vkCmdDrawIndexed





PM4 Packets

Represent the API commands in a way that can be executed by the GPU. Linux[®] driver is open source on Github!

Rendering – PM4



User Mode Driver (on CPU)			<pre>// Example PM4 packet. typedef struct DRAW_INDEX_2 { uint32_t header; uint32_t maxSize; uint32_t indexBaseLo; uint32_t indexBaseHi; uint32_t indexCount; uint32_t drawInitiator; } DRAW_INDEX_2;</pre>				
Command Buffer							
PM4 Packet	PM4 Packet	PM4 Packet	PM4 Pa	ket			









Single point of communication with the GPU. Contains addresses to the command buffers. CPU increments write pointer. GPU increments read pointer.







On the GPU – The Command Processor



On the GPU – Find the Triangle









Command Processor

Sets registers of the other GPU blocks based on the PM4 packets in the command buffer.







Geometry Engine

Knows about topology / connectivity. Instructs SPI to generate work.







Shader Processor Input

Accumulates work items. Sends them in waves to the CU.







Compute Unit

Executes shader programs. Can read and write to memory.







Shader Export

Handles special output from the CU.









Primitive Assembler

Accumulates vertices that span a triangle. Forwards triangles to SC.







Scan Converter

Determine pixels covered by each triangle. Forwards them to SPI.







Color Backend / Depth Backend

Discard occluded fragments based on depth / stencil. Write colored fragments to render targets.











- Retrieves indices from index buffer.
- Knows about the topology. I.e. interprets the indices as list of triangles in our case.
- Holds a cache for vertex reuse.

Index buffer is not just designed as an optimization to store less vertices but is also designed to avoid shading vertices multiple times.

- Reserves queue entries to (re)assemble triangle later in the PA. Vertex reuse breaks implicit connectivity.
- Forwards index to SPI.





- Waits until there are enough indices before bothering the CU.
- Chooses a CU.
- Configures CU.

Reserves resources in CU.

Loads address of vertex shader program into the program counter. Initializes scalar and vector registers in CU.

• Kicks off work for CU





On the GPU – Compute Unit (Vertex Pipeline) CU CU CU CU CU CU CU CU SIMD CU SIMD AMD Radeon[™] RX Vega 64 CU CU CU CU CU CU CU CU SIMD SIMD 64 CUs 4 SIMDs per CU CU CU CU CU CU CU CU CU 64 threads per SIMD Wavefront • CU CU CU CU CU CU CU CU One vector CU CU CU CU register CU CU CU CU (VGPR) holds one number CU CU CU CU CU CU CU CU per thread. CU CU CU CU CU CU CU CU One scalar register (SGPR) holds one number per wavefront. CU CU CU CU CU CU CU CU






• Executes the vertex shader program.

Originally written by your fellow graphics programmer. Usually transforms vertices from object space to clip space. Attaches additional vertex attributes.



• Execution happens in lock-step.

Each thread is designed to work on one vertex. A wavefront can only work on one instruction at a time. Inactive threads are masked out.



On the GPU – Shader Export (Vertex Pipeline)



- Gets transformed vertices from CU.
- Decides if we forward data to CB/DB or PA. When on the vertex pipeline the SX forwards to PA.
- Caches positions for later use in PA. Overarching goal is to not shade the same vertices twice.
- Caches parameters for later use in SPI.
 Adding more parameters to your transformed vertices means you can keep fewer vertices around.





 \odot

- Uses the connectivity info it got from GE earlier.
- Waits for 3 connected vertex positions to appear. Here is our triangle again!
- Transforms vertices to screen space.
- View Frustum Culling



- Uses the connectivity info it got from GE earlier.
- Waits for 3 connected vertex positions to appear. Here is our triangle again!
- Transforms vertices to screen space.
- View Frustum Culling
- Small Primitive Filter
- Zero Area Culling
- Backface Culling
- Forwards triangle with barycentric gradients and bounding box to SC.





On the GPU – Scan Converter CP → GE → SPI → CU → SX → PA → SC → SPI → CU → SX → CB/DB

- Determine all pixels that overlap the triangle. Commonly known as "Rasterization".
- Scan Conversion only on a coarse level.



On the GPU – Scan Converter



• Determine all pixels that overlap the triangle. Commonly known as "Rasterization".

- Scan Conversion only on a coarse level.
- On a fine level (4x4 pixels) test against the triangle edges.





On the GPU – Scan Converter



• Determine all pixels that overlap the triangle. Commonly known as "Rasterization".

- Scan Conversion only on a coarse level.
- On a fine level (4x4 pixels) test against the triangle edges.



SC

On the GPU – Scan Converter



SPI 🔶 CU 🔶 SX 🔶 PA 🔶

- Determine all pixels that overlap the triangle. Commonly known as "Rasterization".
- Scan Conversion only on a coarse level.
- On a fine level (4x4 pixels) test against the triangle edges.
- Forwards quads to the SPI. Allows to access derivatives in the PS.



SC 🚽





- Get enough quads from SC.
- Same as before: Choose CU, set PC & setup registers. Each thread with its own barycentric coordinates from SC.
- Additionally put vertex parameters into local data share. Allows to easily share data with other threads.





- This time each thread works on one fragment.
- With small triangles a lot of work is masked out!
- Export finished fragments to SX.





• On the pixel pipeline so SX forwards fragments to CB/DB instead of PA.



- Potentially has to perform late depth test.
- Fragment Reordering
- Color Blending
- Writes the fragment colors to bound render targets.
- Does lots of other stuff:

MSAA resolve Compression

1.1.1





Presentation

 Wait until the render target is done and send it over to the screen.



DisplayPort HDMI

•••







Further Reading

- AMD Linux Open Source Driver <u>https://github.com/GPUOpen-Drivers/AMDVLK</u>
- A trip through the Graphics Pipeline 2011 Fabian Giesen <u>https://fgiesen.wordpress.com/2011/07/09/a-trip-through-the-graphics-pipeline-2011-index/</u>
- Vega Instruction Set Architecture <u>https://gpuopen.com/amd-vega-instruction-set-architecture-documentation/</u>
- The AMD GCN Architecture Layla Mah <u>https://de.slideshare.net/DevCentralAMD/gs4106-the-amd-gcn-architecture-a-crash-course-by-layla-mah</u>
- Radeon Southern Islands Acceleration (PM4) <u>https://developer.amd.com/wordpress/media/2013/10/si_programming_guide_v2.pdf</u>
- Optimizing the Graphics Pipeline with Compute Graham Wihlidal <u>https://frostbite-wp-prd.s3.amazonaws.com/wp-content/uploads/2016/03/29204330/GDC_2016_Compute.pdf</u>

Thanks!



https://gpuopen.com/

DISCLAIMER AND ATTRIBUTIONS

DISCLAIMER

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Radeon, Ryzen and combinations thereof are trademarks of Advanced Micro Devices, Inc. Vulkan and the Vulkan logo are registered trademarks of the Khronos Group Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.