# GDC

### **Deep Dive:** Asynchronous Compute

**Stephan Hodes** Developer Technology Engineer, AMD

Alex Dunn Developer Technology Engineer, NVIDIA

GAME DEVELOPERS CONFERENCE" | FEB 27-MAR 3, 2017 | EXPO: MAR 1-3, 2017 #GDC17

### Joint Session

#### AMD

- Graphics Core Next (GCN)
- Compute Unit (CU)
- Wavefronts

#### **NVIDIA**

- Maxwell, Pascal
- Streaming Multiprocessor (SM)
- Warps

UBM

### Terminology

Asynchronous: Not **independent**, async work *shares* HW

Work Pairing: Items of GPU work that execute simultaneously

Async. Tax: Overhead cost associated with asynchronous compute

#### Async Compute → More Performance



### Queue Fundamentals

- 3 Queue Types:
  - Copy/DMA Queue
  - Compute Queue
  - Graphics Queue

All run asynchronously!



UBM



# **General Advice**

- Always profile!
  - Can make or break perf
- Maintain non-async paths
  - Profile async on/off
  - Some HW won't support async
- `Member hyper-threading?
  - Similar rules apply
  - Avoid throttling shared HW resources



UB№

### **Regime Pairing**

7

Good I	Pairing	Poor Pairing			
Graphics	Compute	Graphics	Compute		
Shadow Render (Geometry limited)	Light culling (ALU heavy)	G-Buffer (Bandwidth limited)	SSAO (Bandwidth limited)		

(Technique pairing doesn't have to be 1-to-1)



### Red Flags

#### **Problem/Solution Format**

#### Topics:

- Resource Contention AMD
- Descriptor heaps Invidia.
- Synchronization models
- Avoiding "async-compute tax"



UBM

#### Hardware Details - AMD

- 4 SIMD per CU
- Up to 10 Wavefronts scheduled per SIMD
  - Accomplish latency hiding
  - Graphics and Compute can execute simultanesouly on same CU
- Graphics workloads usually have priority over Compute

## Resource Contention – AMD

**Problem**: Per SIMD resources are shared between Wavefronts

SIMD executes Wavefronts (of different shaders)

- Occupancy limited by
  - •# of registers
  - Amount of LDS
  - •Other limits may apply...
- Wavefronts contest for caches

UBM

### Resource Contention – AMD

• Keep an eye on vector register (VGPR) count

GCN VGPR Count	<=24	28	32	36	40	48	64	84	<=128	>128
Max Waves/SIMD	10	9	8	7	6	5	4	3	2	1

- Beware of cache thrashing!
  - Try limiting occupancy by allocating dummy LDS

#### Hardware Details - 🐼 nvidia.

- Compute scheduled breadth first over SMs
- Compute workloads have priority over graphics
  - Driver heuristic controls SM distribution



#### Pescriptor Heap - 🐼 nvidia.

**Problem**: HW only has *one* – applications can create *many* 

Switching descriptor heap could be a hazard (on current HW)

- GPU must drain work before switching heaps
- Applies to CBV/SRV/UAV and Sampler heaps
- (Redundant changes are filtered)
- D3D: Must call SetDescriptorHeap per CL!

#### Pescriptor Heap - 🐼 nvidia.

Avoid hazard if total # descriptors (all heaps) < pool size Driver sub-allocates descriptor heaps from large pool

#### Pool sizes (Kepler+):

- CBV/UAV/SRV = 1048576
- Sampler = 2048 + 2032 static + 16 driver owned
- **NB**. [1048575|4095]  $\rightarrow$  [0xFFFF|0xFFF]  $\rightarrow$  (packed into 32-bit)

# Synchronization

#### GPU synchronization models to consider:

- Fire-and-forget
- Handshake

#### CPU also has a part to play

- ExecuteCommandLists (ECLs) schedules GPU work
- Gaps between ECLs on **CPU** can translate to **<u>GPU</u>**





#### Fire-and-Forget (Sync.)



UBM

Work beginning synchronized via fences

### Fire-and-Forget (Sync.)



- Work beginning synchronized via fences
- But, some workloads vary frame-to-frame
- Variance leads to undesired work pairing
- Impacts overall frame time as bad pairing impacts performance

## CPU Latency (Sync.)



UBM

• Similar situation – CPU plays a role here

# CPU Latency (Sync.)



UBM

- Similar situation CPU plays a role here
- Game introduces latency on the CPU between ECLs
- Latency translates to GPU

19

• Leads to undesired work pairing, etc...

## Handshake (Sync.)



- Synchronize begin and end of work pairing
- Ensures pairing determinism
- Might miss some asynchronous opportunity (HW manageable)
- Future proof your code!

20

# Synchronization - Advice

CPU isn't innocent, keep an eye on it

#### Two GPU synchronization models:

- Fire-and-Forget 🛞
  - •Cons: Undeterministic regime pairing
  - •**Pros**: Less synchronization == more immediate performance (best case scenario)
- Handshake 🙂
  - •Cons: Additional synchronization might cost performance
  - •Pros: Regime pairing determinism (all the time)

#### 21 Synchronize for determinism (as well as correctness)





Overhead cost associated with asynchronous compute

Quantified by: [AC-Off(ms)] / [Serialized AC-On (ms)] %
 serialize manually via graphics API

UBM

• Can easily knock out AC gains!

## 🖊 Async. Tax – Root Cause

#### CPU:

- Additional CPU work organizing/scheduling async tasks
- Synchronization/ExecuteCommandLists overhead

#### **GPU**:

- Synchronization overhead
- A Difference in work ordering between AC-On/Off
- Different shaders used between AC-On/Off paths
- Additional barriers (cross-queue synchronization)



# 🖊 Async. Tax – Advice

First: determine if CPU or GPU is the bottleneck (GPUView)

#### CPU:

- Count API calls per frame, compare AC-On/Off for differences
- Measure differences through per-thread profiling

#### GPU:

- Compare GPU cost of shaders for AC-On/Off
- Inspect difference contributors





#### Tools

• API Timestamps: Time enable/disable async compute

UBM

• GpuView: (PTO)

### GPU View #1

- Using 3D, Compute, Copy
- Frame boundaries @ Flip Queue packets
- Compute overlapping graphics per-frame



UBM

#### GPU View #2 - Markers

Event Listing	-		x
Event List: Add Fltr Clear Fltr 508 Select All GUID List:		Se	ect All
Cheff (11)         Dec(3) (12)         Dec(3) (13)         Dec(3) (13) <thdec(3) (13)<="" th=""> <thdec(3) (13)<="" th=""></thdec(3)></thdec(3)>	Texture 2D (631) Allocation/Infs (91:657) Allocation/Infs (91:667) CommandAllocatior/Lunacour CommandQuestion/Lunacour CommandQuest (12:246) CommandQuest (12) CommandQuest (12) Execute 2D (12) Carghine/Deplete/State (243) Name (616) QueryHeap (4) Resource (1530) QueryHeap (4) Runtimer (4520) BitrectFlipResource (2) III IIII IIII	 e (29800) 10) 74)	
Undate Start Time: 40154378 Al Times	VSvoc 1 🔽 Errors		
Zoom to End Time: 40512057	VSync 2 Vorninge		
Event Data Proc ThreadId Filter: Selection Time	VSync 2 Varnings VSync 3		
Type: Info (0), Time: 40164512 (4,016,4542mc) Taskids: 20 IDD01202market: 0x285001F078 APISequenceNumber: 5 Metadata: 1 DataSire: 16 Data: [0]: 82 [1]: 101 [2]: 111 [3]: 111			< 11 >
<			>
Reset Locate Object	Toggle Advanced Filters	0	к

**NB**. Open with, ctrl + e

#### Description

- *Time*: GPU accurate
- *DataSize*: size in bytes of Data
- Data: Event name emitted PIXBegin/EndEvent
  - Byte Array  $\rightarrow$  ASCII/Unicode

UBM

• Manual step ⊗

### GPU View #3 - Events

**CPU Timeline:** 

- ID3D12Fence::Signal
- DxKrnl SignalSynchronizationObjectFromCpu
   ID3D12Fence::Wait
- DxKrnl WaitForSynchronizationObjectFromCpu

GPU Timeline:

ID3D12CommandQueue::Signal

- DxKrnl SignalSynchronizationObjectFromGpu
   ID3D12CommandQueue::Wait
- DxKrnl WaitForSynchronizationObjectFromGpu

UBM

28



#### Thanks \0

#### Questions?

@AlexWDunn - adunn@nvidia.com
 Stephan.Hodes@amd.com



